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Abstract
Over sampling analog to digital converters have the advantage of not requiring high
precision analog components to implement and thus are excellent candidates for use
in mixed signal VLSI circuits. The analog input signal is sampled at a much higher
rate than the Nyquist rate, and encoded into a digital bit stream by a sigma delta
modulator. A decoder then analyzes the bit stream and outputs a digital approxi-
mation of the input signal at the Nyquist rate. Decoding is usually accomplished by
a digital filter, which smoothes the output of the encoder, attenuating noise and in-
terference. In this thesis a new decoding technique, known as transitional decoding,
is described and compared to conventional techniques. The transitional decoding
method searches the bit stream of the encoder and identifies edges of quantization
intervals, otherwise called transitional points. The analog value is represented within
these transitional points. The main advantage of the transitional decoding is ease
of implementation. The transitional decoder implementation is described as it was
implemented in 2"" CMOS technology.
1
Chapter 1
Introduction
An on going research project at the ATLSS center of Lehigh University is the de-
velopment of a fatigue monitoring system for large structures such as bridges. The
goal of the fatigue monitoring system is to revolutionize long term fatigue analysis
with a complete cost effective system by merging the sensor, data acquisition system
and real time processing units into one. The user will have freedom in mounting the
sensor units since they will be battery powered and wireless. Once mounted they
will require no further attention except for replacement of the batteries every two
to three years. Communication between the user and sensor units will be done from
the central office to the test site via a radio repeater located near the testing area.
Each sensor unit will have an identification number allowing the user to download
processed data from a particular sensor. Once downloaded, the data can be stored
for later reference or further manipulated by the user. The system could be used
as a fully automated fatigue monitoring system by allowing a computer to periodi-
cally download data from sensor units and, based on the data, determine if a stress
fracture is imminent, thus warning the user of possible problems [9].
The heart of the sensor unit is a fatigue data processor (FDP). The FDP applies
the rainflow counting algorithm to an incoming stress signal and stores the results
in a histogram in memory. The stress signal will be obtained from a thin film strain
gage. The signal will have to be amplified, filtered and digitized by a low power
analog to digital converter before being sent to the FDP. A wireless radio modem
Sensor Unit: .
Data Communication
Central Control Office
; .
~ :
Figure 1.1: Block diagram of the fatigue monitoring system.
will provide the communication link between the sensor unit and a radio repeater,
while the repeater will provide the final communication link to the central office [5].
[8]
Employing the rainflow counting algorithm in analyzing strain signals, the fa-
tigue data processor is the heart of the monitoring system, as shown in Figure 1.1.
Designed using advanced digital signal processing and VLSI techniques, the proces-
sor analyzes strain signals from heavily loaded structures in real time. Results from
the analysis are stored in the processor's internal memory, which is divided into a
32 bin histogram with each bin capable of storing 16.7 million cycles. The fatigue
data processor has been designed and tested [6][7].
To fully achieve the goals of the fatigue monitoring system, the signal condi-
tioning circuitry required for the strain gage signal should be miniaturized using
VLSI technology just like the fatigue data processor. Conceptually the key compo-
nent required for interfacing the fatigue data processor to the signal conditioning
circuitry is the analog to digital converter. Ideally the converter should be made an
integral part of the fatigue data processor by being incorporated into the same VLSI
technology as the processor. This introduces a tight constraint onto the design of
2
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Figure 1.2: Block diagram of a general analog to digital converter.
the analog to digital converter since the VLSI circuitry will contain both digital and
analog sections. Other desirable characteristics for the analog to digital converter
are low noise and low power.
1.1 Analog to Digital Conversion
The world we live in is made up of entirely analog signals however the computer
works in a world of digital signals. A translator is needed to allow the digital world
to obtain data from the analog world, these translators are known as analog to
digital converters or ADO. The analog to digital converter takes an analog input
signal and quantizes the signal to output a digital representation of the signal. An
error exists between a quantized value and the input value, however the larger the
number of bits in the quantizer the smaller the error.
The general principles of an ADO are shown in Figure 1.2. The basic operation
of the ADO is as follows [10]:
1. A start signal is given, resetting the control unit and clearing all registers.
2. The control logic continually modifies the digital code in the register at a rate
determined by the frequency of the clock.
3
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+VOO
OigllAlOutput
Analog Input
Figure 1.3: Block diagram of a flash converter.
3. The digital code in the register is converted to an analog value by the digital
to analog converter(DAC).
4. The output of the DAC is compared to the analog input, as long as X < X
the comparator will stay high and the control logic will continues to modify
the digital code in the register. Once the comparator goes low, the process
stops and the digital code in the register is a close approximation to the analog
input (X ~ X).
There are several variations of this ADC scheme, such as the digital-ramp con-
verter and the s,uccessive-approximation converter. The methods only differ in the
way the control section modifies the digital code in the register.
Another type of analog to digital converter for high speed applications is the
flash ADC. The flash converter uses comparators and a priority encoder to generate
the digital code, as shown in Figure 1.3. No clock signal is needed because there
is no timing sequence required, with a conversion happening as soon as the analog
input is applied. Conversion time is dependent on the propagation delays of the
comparators and the encoder. [10J
The above analog to digital converters are well proven techniques but are difficult
to implement into VLSI, since high precision analog devices are required for the
4
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Figure 1.4: Block diagram of an over sampling converter.
Digital
Output
ADC Type Sampling Speed Calibration Conversion Resolution
Trimming Speed
Clocked ADC Nyquist yes low-medium medium
Flash Converter Nyquist yes fast low
Over Sampling Converter » Nyquist no low-medium high
Table 1.1: Comparison of different conversion methods.
DAC of the clocked ADC. Flash converters also require high precision components
in the resistor network. It is possible to eliminate the need for high precision analog
components by sampling the input signal at a much higher rate than the Nyquist rate
[8J. This class of analog to digital converters are known as over sampling converters
(OSC). Sampling well above the Nyquist allows the trading of resolution in time
for resolution in amplitude. Figure 1.4 shows the general conversion process for an
over sampling converter. Digitizing a signal with an over sampling converter is a
two step process.
1. The analog signal is encoded into a high speed digital bit stream by an encoder,
typically a sigma delta modulator using a 1-bit quantizer.
2. The bit stream is decoded using digital signal processing techniques. Histor-
ically the signal is filtered using an FIR filter, decimated and converted from
a one bit input to a multi-bit output.
Table 1.1 provides a comparison of the three different types of analog to digital
converters discussed. The best choice of an analog to digital converter for the
5
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fatigue monitoring system appears to be the oversampling converter. The remaining
chapters will discuss the theory and implementation of oversampling converters with
a dc input.
)
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Chapter 2
Sigma Delta Modulation
The first step in digitizing a signal using over sampling converters is to encode the
signal using a sigma delta modulator. The modulator encodes the analog signal into
a digital code [1]. There are many variations of sigma delta modulators, including
single loop and double loop. The single loop modulator uses one loop of feedback
in encoding the input signal. Whereas the double loop modulator, being a natural
extension of the single loop encoder, uses two feedback loops. However, the following
analysis will be restricted to single loop sigma delta modulators with a constant
input.
2.1 Overview
ANALOG
INPUT
DELAY
1 - bit
DAC
1 - bit
ADC
1 bit
DIGITAL
OUTPUT
Figure 2.1: Block diagram of a single loop sigma delta modulator.
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2.2. ANALYSIS
The sigma delta modulator in Figure 2.1 is a clocked feedback loop that produces
a 1 bit output course estimate of the analog input value. The output estimate
oscillates tracking the input value [8]. Tracking is accomplished because the input
to the quantizer is the integrated difference between the encoder analog input and
digital to analog output [4]. The name sigma delta modulator is derived from the fact
that sigma refers to the integration process, delta refers to the difference operation,
and modulator refers to the pulse density modulating function of the encoder [4].
Precise analog components are not required in the modulator since the quantizer is
only 1 bit: The 1 bit quantizer also has the advantage of reducing nonlinear errors
because the modulator only interpolates between two linear states [1].
2.2 Analysis
The input amplitude of the sigma delta modulator in Figure 2.1 is assumed to be
limited to ± b and constant. The output of the quantizer is
U(n) = { -b foru::;O
+b for u > 0
(2.1)
where b is the quantizer step size [4]. The difference equation for describing the
encoder in Figure 2.1 is
(2.2)
where Un- 1 is Un delayed one cycle and X is the constant input.
If the integrator starts at an unknown level between ±b the number of possible
code words from the encoder for an N bit output string is 2N [4]. However, if the
integrator starts with an initial value of zero then many of the binary code words
are in fact not possible. The maximum number of possible output code words for
an integrator with an initial state of zero is
1
CmQx = 2(N - 1)(N - 2) + 1
where N is the length of the output string of the encoder [4].
8
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This was verified by simulation. The input level was swept from -b to +b in very
small increments and N was held constant at 12. The integrator was started with
an initial value of zero for each input value. Repetitive code words were discarded
and Table 2.1 was generated. The total number of code words generated was 43 and
not 212 • The number of code words is on the order of N2 and not 2N [4].
Grey [3] has shown that starting the integrator at an initial state of zero, Uo = 0
such that the edge of the quantization intervals or transition points are
U(n) = N(~~b) c=O,l, ... ,N (2.4)
where c is the number of +b's in the sequence of N output bits. Transitional points
mark a change in the N bit output sequence of the encoder [4]. For a positive input,
the change is marked by the output changing from a 1 to a 0 state and from a 0 to a
1 for negative input values. Some observations from Table 2.1 are that for positive
input levels the output state of 0 lasts for only cycle. Also, the first two bits of any
code word are identical. This is caused by starting the integrator with an initial
state of zero.
9
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Analog Analog
Value Code Word Value Code Word
1.000 011111111111 -1.00 000000000000
0.810 011111111110 -0.82 010000000000
0.790 011111111101 -0.80 010000000001
0.770 011111111011 -0.78 010000000010
0.750 011111110111 -0.75 010000000100
0.710 011111101111 -0.72 010000001000
0.660 011111011111 -0.67 010000010000
0.630 011111011110 -0.64 010000100000
0.590 011110111101 -0.61 010000100001
0.550 011110111011 -0.56 010001000010
0.500 011101110111 -0.50 010001000100
0.450 011101110110 -0.46 010010001000
0.420 011101101110 -0.43 010010001001
0.400 011101101101 -0.40 010010010001
0.330 011011011011 -0.34 010010010010
0.270 011011011010 -0.28 010100100100
0.250 011011010110 -0.25 010100100101
0.200 011010110101 -0.21 010100101001
0.140 011010101101 -0.15 010101001010
0.110 011010101011 -0.12 010101010010
0.090 011010101010 -0.10 010101010100
0.000 010101010101
Table 2.1: All possible code words for N = 12.
10
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Chapter 3
Sigma Delta Decoding
As discussed in Chapter 1, an over sampling converter is a two stage process, encod-
ing and decoding. The decoding process applies digital signal processing techniques
converting the single bit input into a digitized multi-bit output and decimates the
signal to the Nyquist frequency. This chapter will review several decoding schemes
for single loop sigma delta ;nodulators with a constant input value and compare
simulation results from each.
3.1 Accumulate and Dump Filter
The simplest technique for decoding is to take the average of the output of the
encoder. This is known as an accumulate and dump filter or averaging decoder
[3]. The filter works by counting the number of l's from the encoder for an integer
interval of the input frequency to output frequency, more commonly known as the
over sampling ratio [1]. This count is then divided by the over sampling ratio and
dumped out. The dumped value is the digital representation of the analog input
value. The accumulate and dump filter is described mathematically as
_ 1 N-l
X = N L: Q(Un )
n=O
where N is the over sampling ratio, Q(Un ) is the output of the encoder and X is
the quantized value of the input X. The accuracy of the decoder is determined by
11
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the number of output states. The accumulate and dump filter has N +1 possible
code words.
3.2 Code Book Method
The output of the encoder can be thought of as a code word that represents the
analog input value. The decoder would wait for the encoder to generate a code
word, once generated the decoder would have to search through the code book to
find a matching code word and then output the digital value X corresponding to
the code word. Obviously the code book would have to be generated before hand
and stored. As discussed in Chapter 1 the number of code words is approximately
~(N - l)(N - 2) +1. This technique becomes impractical very quickly as the over
sampling ratio is increased.
3.3 FIR filter
The most popular decoding scheme in the literature is the FIR filter. The FIR filter
approximates some ideal low pass filter whose purpose is to attenuate all of the out
of band energy of the input signal [1]. Besides attenuation, the filter also down
samples the signal to the Nyquist rate and increases the word length from 1 bit to
multiple bits [1]. The asymptotically optimal linear N-tap Finite Impulse Response
filter was derived by Gray [4] and has tap coefficients
(n + l)(N - n)
hn = 6N(N +1)(N +2)' a~ n ~ N - 1
The number of output states for the FIR filter is on the order of N 2 [4].
3.4 Zoomer Decoding Algorithm
(3.2)
In decoding the sigma delta modulator, it is possible to use a method where the
algorithm uses an upper bound and a lower bound to find the constant input value.
12
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D - 1
L -.l(b
U - Q(UO)
D ....- 0+1
S - S+Q(U )
D-1
-
X - SID
~ 1>-b +b1 !
- -
U - miD(U,X) L- max(L,){)
I I
NO <1
YES
L+U
OJtput 2
Figure 3.1: Block diagram of the zoomer algorithm.
This nonlinear algorithm is known as the Zoomer algorithm and was proposed by
Hein and Zakhor [4]. The name Zoomer comes from the fact that the algorithm
attempts to zoom to the value by adjusting the upper and lower bounds on the
input value. The output value is then the average of the upper and lower bounds.
The flowchart for the algorithm is shown in Figure 3.1.
3.5 Transitional Decoding
Transitional decoding is possible by analyzing the bit stream from the encoder and
determining the occurrence and value of transition points. Transitional decoding is
based on the output properties of the encoder, therefore an understanding of the
13
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encoder is vital. As stated in Chapter 1 a transition point is described as b - ~"::.l'
where c corresponds to the number +b's in the sequence of N number and b is
the quantizer step size [4]. Normalizing the b reduces the equation to 1 - ;~l'
Therefore for every +b out of the encoder a transition point must be calculated.
The transition point is stored until all transition points have been calculated for
the N sequence. The calculated points are then analyzed and the point with the
smallest value is the closest approximation to the input value. Something to note is
the transitional decoding technique as described here only works for positive input
values to the encoder. Special properties of the code words must be exploited to
digitize a negative input value and this will be discussed in the next chapter.
3.6 Simulation Results
Several simulations were performed, in order to contrast and compare the perfor-
mance of the different decoding techniques. Figures 3.2 through 3.17 are simulation
results showing the frequency response of the decoders for different values of N. The
sampling frequency was held constant at 1Mhz, and all input and output signal lev-
els were normalized. Four different types of sine waves were applied to the encoders.
From the simulations results, the Zoomer algorithm has in general the best perfor-
mance over the frequency range, except when the input signal approaches the input
limit range. The transitional decoding method performs better overall at higher
frequencies than the FIR filter. The transitional decoding method also performs
better on lower frequencies depending on the input signal characteristics.
The next simulation performed was to apply a DC input and sweep it over the
range of the encoder input. Figure 3.18 to 3.21 show the absolute error between the
input voltage and the digitized output voltage. The simulation results show that
the Zoomer algorithm starts to breakdown when the input is greater than 0.9 volts
and less than -0.9 volts. The transitional algorithm performs as well as the other
decoding algorithms.
Based on these simulation results it was determined that the transitional decoder
could be implemented for N = 84.
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Chapter 4
Transitional Decoder
Implementation
A basic overview of the transitional decoding scheme was discussed in the previ-
ous chapter. This chapter will discuss properties of the code words as well as the
transitional decoding algorithm in greater detail.
4.1 Code Word Properties
The transitional decoding technique needs to exploit properties of code words to be
useful. To gain an insight to the properties of code words let us generate a small
example code book. The procedure for generating the code book is to sweep the
input voltage in very small increments, for each new input value the integrator in
the sigma delta modulator is reset to zero. Each input generates an output code
word, but not necessarily a unique one. Once all the output code words have been
generated they are compared with each other to find unique code words for storage
in the code book, Table 2.1 shows the code book for N = 12. Each code book value
is associated with a particular input voltage. Input voltages applied to the encoder
that do not generate unique codes will generate a code for a value lower than the
applied input value. For example if a code book for N = 12 is used, and a 0.85 volt
input signal is applied to the encoder the encoder output will be the same as for an
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Figure 4.1: Connecting the transition points from code word to code word for N =
84.
input of 0.81 volt.
An interesting property of the code book is that the code words seem to be made
up of exponential curves. If we were to lay the code book on its side and draw a line
connecting the zeros for the positive code words exponential curves would be seen,
as shown in Figure 4.1. This phenomenon probably deserves more research interest.
As can be seen from the example code book, the first two bits of any code are
identical and as such can be ignored when using the transitional decoding method.
The third bit determines the sign of the input value, a zero signifies a negative input
value is applied to the encoder, while a one indicates a positive value is being applied.
The negative values in the code book are symmetrical with the positive values, if they
are complemented. This is a property that will be very helpful in implementation.
However, the negative code word value does not exactly correspond to the positive
code word value, rather, the two values are relatively close. When dealing with large
code books this is not a serious problem, because the error introduced is relatively
26
4.2. ALGORITHM OF A TRANSITIONAL DECODER
small.
4.2 Algorithm of a Transitional Decoder
As stated earlier we know it is possible to calculate transition points and from these
points approximate the analog input value. Therefore, the algorithm must do the
following:
1. Reset the integrator of the single loop sigma delta modulator to an initial state
of zero. Also, reset the transitional point counter and bit length counter to
zero.
2. Increment the bit length counter for each bit input of the decoder and incre-
ment the transitional point counter for each zero in the code word.
3. Ignore the first two bits of the code word and use the third bit to determine
if the input value is positive or negative. If negative, complement the code
word.
4. Search the code word for zeros, when a zero has occurred calculate the tran-
sition point using 1 - ;;~1 and store the result.
5. Check the value of the bit counter to see if the end of a code word has been
reached, otherwise repeat step 2.
6. Compare all the transitional points and output the smallest value as the digital
value of the input.
7. Repeat step 1.
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Chapter 5
VLSI Implementation of a
Transitional Decoder
The transitional decoder algorithm is a fairly straight forward technique, requiring
no fancy DSP algorithms. However, there are still many problems to overcome in
the implementation. This chapter will discuss the matter in greater detail.
5.1 General Implementation
Initial inspection of the transitional point algorithm reveals the following
1. The single loop sigma delta modulator needs to be reset every N clock cycles.
2. Two counters are needed, one for the zeros in the code word and one for the
current bit position within the code word.
3. Subtraction, multiplication and division are to be performed when calculating
a transitional point.
4. Transitional points must be stored and compared.
5. Control logic is needed to ignore the first two bits of a code word as well as
complement a code word as needed.
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5.2. ENCODER CONDITIONER LOGIC
With these facts in hand, it is possible to begin designing the decoder. Most
of the functions from the list above are all straight forward to implement at the
VLSI level. Unfortunately, the division operation is a time consuming operation to
perform. If we could precompute the division and store those results in a ROM (Read
Only Memory) this would eliminate the process and save time. The transitional
point equation does allow this if we precalculate all the possible values of N~l first.
However, using a ROM creates the problem of address decoding. Fortunately, this
can be circumvented by using a ring register for the N counter. Qualifying each
output of the ring register is a simple way to do the address decoding for the ROM.
We can also save time if the subtraction operation is performed only once after
the proper transitional point has been found. With this in mind, the comparator
must find the largest value of i~l' Its also possible to find the largest value of
the transitional point by comparing the current calculated point to the previous
calculated point and discarding the smaller of the two. Keeping all of this in mind,
the block diagram of the transitional decoder is shown in Figure 5.1.
5.2 Encoder Conditioner Logic
The encoder conditioner logic block diagram is shown in Figure 5.2 and performs
the following functions:
1. Latches the output high for the first two bits of a new code word.
2. Uses the third bit in the code word to determine input polarity and comple-
ments negative code words.
5.3 Transitional Point Counter
The transitional point counter counts state changes from the encoder conditioner
output logic. The transitional counter is nothing more than 6 half adders, which
are capable of being reset to zero.
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5.4. N RING REGISTER
ANALOG INPUT
DIGITAL OUTPUT
Figure 5.1: Block diagram of transitional decoder implementation.
5.4 N Ring Register
The N ring register is shown in Figure 5.3 and performs the function of address
selection for the ROM and resetting the decoding system every 84 clock cycles. The
output of the ring register is qualified with the output of the encoder conditioner
logic, thus only selecting a ROM address when a transition occurs in the output bit
stream.
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Figure 5.2: Block diagram of the encoder conditioner circuit.
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Figure 5.3: N ring register block diagram.
5.5 Multiplier
In performing the transitional point calculation, a value in the ROM and the value
of the transitional counter are multiplied. However, the counter value is a 6 bit
integer while the ROM is a 16 bit fixed point number. The output value of the
multiplier should be a 16 bit fixed point number. Care must be taken in insuring
that the decimal points line up when summing the partial products, as well as in
discarding the integer value from the multiplication process and saving only the
fractional value.
The multiplier can be simplified by taking advantage of the fact that the closest
a transitional point can be to another is two clock cycles. This allows the size of
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5.6. ROM MULTIPLEXER
Figure 5.4: Block diagram of the multiplier.
the multiplier to be cut in half since it is possible to perform the multiplication in
two clock cycles using an 8 bit multiplier instead of one clock cycle with a 16 bit
multiplier.
Figure 5.4 shows the block diagram of the multiplier. In the first cycle, the the
lower 8 bits of the ROM value are entered into A of the partial product circuit and
zeros are entered into Ao1d' The value of the transitional counter is applied to B
and qualifies the ROM value. The qualified partial product values are clocked into
registers. The register outputs are sent to two sets of BRBA's (Biased Redundant
Binary Adder). The BRBA's reduce the number of partial products from 6 to 2,
with the output being clocked into registers. A CPA (Carry Propagation Adder)
then outputs the final value. On the second clock cycle the upper 5 bits of the
previous A are applied to Ao1d and the upper 8 bits of the ROM value are applied to
A. All carry out signals generated from the BRBA's and the CPA in the previous
cycle are used as carry in signals during this second cycle.
5.6 ROM Multiplexer
The ROM multiplexer performs the function of guiding what bits are applied to the
partial generation unit. In the first clock cycle of a new ROM value, the multiplexer
32
5.7. COMPARATOR
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Figure 5.5: Block diagram of the multiplexer.
stores all 16 bits in a register. The multiplexer also outputs the lower 8 bits as A
and outputs all zeros as Aold' In the second clock cycle, the upper 8 bits of the ROM
value are sent out as A and the most significant 5 bits of the previous A value are
sent out as Aold'
5.7 Comparator
The first task of the comparator is to reconstruct the 8 bit output of the multiplier to
a 16 bit word. This reduces the comparator complexity considerably by eliminating
multiplexers When reset, the comparator loads a zero into the storage register. The
comparator then compares incoming numbers to the value in the storage register,
with the larger of the two being clocked into the storage register and the other
discarded. The operation of comparing two numbers is accomplished by using a
CPA as a subtracter and making a decision based on the value of the carry out of
the CPA.
5.8 Subtracter
The subtracter unit converts the parallel output of the comparator to a serial input
for the subtracter. Based on the sign of the input signal, the comparator will either
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5.9. ZERO DETECTION
Input
Carry Out ---.----\
Output
Figure 5.6: Block diagram of the serial subtracter.
In Data
Phil
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Phil
Figure 5.7: Block diagram of the output unit.
perform the operation of 1- X or X -1, where X is the output of the comparator.
5.9 Zero Detection
A special case arises when the input signal to the encoder is a 0.0. In this case, the
encoder output oscillates from a to 1 and there is no transitional point that best
represents a zero input value. The zero detection unit counts the oscillations, and
when it detects 41 transitional points, it determines that a zero is being applied to
the encoder. The unit then qualifies the output of the subtracter, thereby blocking
the output of false data.
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5.10. OUTPUT UNIT
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Figure 5.8: Block diagram of the single loop encoder.
5.10 Output Unit
The output of the transitional decoder must be synchronized with the serial input
of the fatigue data processor. The fatigue data processor input data rate is f.r the
clock rate. Two output signals are provided from the fatigue data processor for
synchronizing input data [2J. Pin 2 of the FDP signal goes high when the least
significant bit of new data should be applied as an input signal. Pin 4 of the FDP
is the clock rate of the incoming data. The output unit of the transitional decoder
clocks data from the subtracter into registers. The data is then clocked into another
set of registers when all 12 bits have been output from the subtracter. Pins 2 and
4 from the FDP are then used to load and clock out the data in the final set of
registers. Figure 5.7 show the block diagram of the output unit.
5.11 Encoder
The encoder is a single loop delta modulator that is capable of being reset. Figure
5.11 shows the block diagram of the switched capacitor single loop sigma delta
modulator. Every N clock cycles the reset switches are closed for 1 cycle, setting
the initial integrator value to zero. The z transform is
(5.1 )
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Chapter 6
Summary
Oversampling analog to digital converters are ideal for implementation in VLSI
technology since high precision components are not required, because resolution in
time is traded for resolution in amplitude. The analog input signal is sampled at
a rate much higher than the required Nyquist rate and encoded by a sigma delta
modulator. The 1 bit output of the encoder is then decoded, usually by a FIR filter.
The decoder down samples the signal to the Nyquist rate and converts the 1 bit
input to a multibit output, whose value is a digital representation of the analog
input.
This thesis discussed several decoding techniques such as the FIR filter, Zoomer
algorithm and introduced a new decoding technique, the transitional decoder. The
transitional decoder works by:
• Resetting the encoder to an initial value of zero.
• Scanning the encoder output for transitional points.
• Calculating output values based on each transitional point and searching all
computed values for the smallest one.
• Outputting the smallest transitional value as the digital approximation to the
analog input.
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Simulations comparing the frequency response of the FIR filter, Zoomer algo-
rithm and the transitional decoder for different input signal characteristics were
performed. Depending on the input signal characteristics, the transitional decoder
is capable of out performing both the FIR filter and the Zoomer algorithm. The
linearity of the decoding methods was also tested by sweeping the input signal over
its entire range. The transitional decoder tends to be more linear than the other
decoding techniques at amplitudes close to the maximum input range. However, the
transitional decoder has the advantage of being simple to implement. This thesis
discussed the implementation of the transitional decoder algorithm in 2ft CMOS.
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